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In the Section 1, the improved “Root-Omega” method for extracting dielectric 
properties from fabricated multilayer printed circuit boards is proposed. Based on the 
electrical properties of fabricated transmission lines, the improved “Root-Omega” 
method applied to cases with smooth and rough conductors is validated using 
simulations. Error sensitivity analysis is performed to demonstrate the potential errors in 
the original “Root-Omega” procedure and the error sensitivity is significantly reduced by 
the proposed improvements. 
In the Section 2, a fast modal-based approach is developed to accurately and 
efficiently capture the proximity effect. Image theory is also applied in the proposed 
approach to reduce the computational domain from 3D structure to 2D. The matrix 
reduction approach is applied to obtain the physical loop inductance. The lumped 
capacitance is obtained. A π topology equivalent circuit model for the BGA structure is 
built. Good agreement between the equivalent circuit model and full wave simulation can 
be achieved up to 40GHz. 
In the Section 3, the proximity effect for BGAs between parallel plates is 
carefully considered. A modal-based cavity method is proposed to extract the partial 
inductance of two parallel plates. The modal basis function is used to count for the non-
uniformly distributed current density. The physical loop inductance is further obtained 
from the matrix reduction approach. The extracted physical loop inductance is validated 
with a commercial finite element method-based tool. The boundary effect is 
demonstrated in the inductance extraction. The proposed method is used to optimize for 
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1. MATERIAL PROPERTY EXTRACTION FOR MULTILAYER PCBS 
Dielectric material plays an important role in signal integrity (SI) and power 
integrity (PI) [1]-[5]. For example, when designing channels in high-speed products, the 
geometry and dielectric material properties determine the electrical performance, such as 
the network parameters, eye diagram, radiation patterns, and so on. Design optimizations 
are often carried out and material choice is usually made as a trade-off between electrical 
performance and cost [6]-[8]. If the material properties are not correct or not accurate 
enough, the design could either fail to meet the performance specifications resulting in a 
costly re-spin, or become over-designed by using a more costly, higher performance 
board material, or the deembedding fixture may fail to work[9]-[11]. 
Material vendors usually provide the material properties measured for the raw 
material by the open-ended coaxial probing method [12]-[15], waveguide method [16]-
[19], free space method [20] and resonant cavity method [21][22]. The open-ended 
coaxial probe method is a non-destructive, broadband, temperature controlled testing 
method. The coaxial probe is immersed into a liquid or intimately pressed against the flat 
surface of the testing specimen. The reflection coefficient is measured by a vector 
network analyzer (VNA) and is used to calculate material permittivity [12][13]. 
However, this method is not suitable for low dielectric property, anisotropic or 
nonhomogeneous materials and the sample must be thick enough to be treated as infinite 
seen from the probe. When the surface of the solid sample is not flat or doesn’t match 
with the probe, air gap between sample and probe results in significant errors in the 
extracted material permittivity [15]. 
The waveguide method is carried out by placing a piece of sample inside a coaxial 
line, or waveguide, and measuring the reflection coefficient and transmission coefficient 
by VNA. The dielectric properties are computed by the scattering parameters [15]-[19]. 
Compared to the open-ended coaxial probe method, it can be used to measure anisotropic 
materials in a wide frequency range. However, the samples require machining to be fully 




gap between the fixture wall and samples. The surface also needs to be flat and 
perpendicular to the ports at two ends of the waveguide. Low accuracy could occur when 
the length of the sample is the multiple of one-half wavelength in the material. 
The free space method can be performed in high temperature or hostile 
environments with two antennas facing each other and a large, flat sample in between. 
Two port scattering parameters are measured and computed for dielectric properties [20]. 
The measurement data and the corresponding dielectric substrate properties can be highly 
dependent on the applied field direction [13]. In practical products the field distribution 
may not be the same as in measurement, so the discrepancy may show up. 
The resonant cavity method is mostly based on the perturbation method (PM). It 
compares the resonant frequency and quality factor of an empty resonator and a partially 
loaded resonator to extract dielectric substrate properties at the operating frequency 
[21][22]. The cross sectional geometry of the sample must be accurately known. When 
the conductor loss in the wall of resonator is comparable to the dielectric loss of the 
sample, the hybrid high-order mode or special calibration is required in the resonant 
cavity method [22][23]. It is limited as a narrow band method for characterizing dielectric 
properties. To cover a certain frequency band for the material, multiple test fixtures and 
resonators are needed. 
Another resonant cavity method based on a stripline cavity is specified in IPC-
TM-650 [24]. In this IPC-TM-650 test method, the resonant frequency, half power 
frequency and Q factor are measured to calculate the dielectric constant and dissipation 
factor. It is intended for the X-band substrate property extraction. The anisotropy of the 
test specimen and air gap between the specimen and the test pattern may result in errors. 
To measure material of different permittivity, different test pattern shall be designed 
which is not only time consuming but also costly. Even though the test pattern is 
fabricated, the specimen itself is still raw material before printed circuit board (PCB) 
fabrication. 
All these methods deal with raw dielectric materials before a multilayer PCB is 
fabricated.  The extracted material properties provide references but usually are not 
accurate enough for high-speed design. 
3 
 
When multiple dielectric layers are fabricated together to form a multilayer PCB, 
the effective dielectric properties after fabrication may become different due to 
fabrication processes [25]-[29]. Extracting material properties after fabrication is more 
meaningful for board designers. PCB resonant cavities constructed of parallel planes and 
stitching vias in a fabricated multilayer PCB can be used to extract substrate properties. 
However, the dielectric constant (Dk) and dissipation factor (Df) extracted from the 
cavity methods are inherently narrow band. 
Transmission line covers a wide frequency band. It can be used to characterize 
wide band dielectric properties [25]-[28]. A transmission-line based method was 
proposed and adopted in the high-speed industry [30]-[37]. It is based on the frequency 
behaviors of the attenuation factor α and the propagation constant β of a stripline. The 
conductor attenuation factor αC and the dielectric attenuation factor αD have different 
frequency dependencies. Thus, they can be separated by curve fitting. Same for βC and 
βD. The extracted dielectric attenuation factor αD and dielectric propagation factor βD 
are then used to calculate the dielectric constant (Dk) and the loss tangent (Df). The so-
called “Root-Omega” method was further extended to include the conductor surface 
roughness effects. Two transmission lines of narrow and wide trace widths are used to 
distinguish the effects of the conductor surface roughness from the dielectric effects [26]. 
Recently it is found that the “Root-Omega” method could generate different Dk and Df 
values with different stop-frequency values in the measured data for the same device 
under test. In other words, the extracted Dk and Df values could be inaccurate and 
inconsistent depending on the frequency band used in the measurement. Also, the “Root-
Omega” method doesn’t work well with low-loss materials. Large errors can be induced 
in the extracted Df values for materials with a loss tangent smaller than 0.01. 
Thus, in this paper, an improved “Root-Omega” method is proposed to address 
these issues. First of all, a more accurate mathematical model is introduced based on the 
transmission-line theory, which significantly reduces the effect of the stop frequency on 
the Dk and Df extraction. Then, an iteration procedure is developed to further improve 
the accuracy of the extracted Dk and Df values, especially for low loss materials.  The 
performance of the improved method is validated with simulation examples.  A simple 
error analysis is conducted to explain the improvement in terms of extraction accuracy. 
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1.1. ORIGINAL METHOD LIMITATIONS  
This method is based on the S-parameters of a stripline, which should reflect the 
electrical behaviour of the transmission-line only. The transmission line S-parameters are 
assumed ideal without measurement errors. Then, the extracted Dk and Df values are the 
equivalent parameters of the dielectric layers that form the stripline. 
The S-parameters are then converted to the ABCD parameters, and the complex 
propagation constant is calculated as 
  1cosh ;  and line length T TA D j       ,   (1) 
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αT and βT are the total attenuation factor and the total propagation constant of the stripline 
After the total attenuation factor and propagation constant are obtained, they are 
used to extract the dielectric contributions. The equivalent Dk and Df values of the 
dielectric media where the traces are located are calculated from the dielectric attenuation 
factor αD and the dielectric propagation constant βD as [26]. 
 
r




  ,        
 
where D 2βx=( )ωfree
v , and D 22 αy=( )ωfree
v . freev  and  are the free-space velocity and the 
angular frequency, respectively. The extraction procedure for the dielectric contributions 
is briefly repeated below for further discussions. 
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1.1.1. The Root Omega Method. The original Root-Omega” method is 
introduced below. 
1.1.1.1 Smooth conductor. In the “Root-Omega” method, when the conductor 
surface was assumed to be smooth, the total attenuation factor and propagation constant 
could be separated into two portions. The total attenuation constant αT can be fitted as 
 
C a                (4) 
2D b d                (5) 
 
Under this assumption, a curve fitting function was used to separate the dielectric 








   
                                                    (6) 
 
When αD and βD were obtained, Dk and Df could be calculated by (2). 
1.1.1.2 Rough conductor. In the “Root-Omega” method, when the conductor  
surface is rough, the total attenuator factor and propagation constant have the smooth 
conductor, rough conductor, and dielectric contributions. The total attenuation factor can 
be written as 
  
     0 2 21 1 1 2 2 2
21 2 1 2 1 2( ) ( ) ( )
T C D Cr
a b d a b d
a a b b d d
   
     
  
  
     
     
  (7) 
 
where a1 is the coefficient for the smooth-conductor contribution αC; b1, d1 are 
coefficients for the dielectric contribution αD and a2, b2, d2 are coefficients for rough-
conductor contribution αCr. 
 Since the rough conductor contribution had a similar frequency dependency, it 
needed two striplines with different geometries (for example, widths) to further 
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distinguish them. These two traces, narrow and wide for example, have the same 
dielectric contributions, which means 1Nb and 1Nd are equal to 1Wb and 1Wd , respectively, in 
the following expressions where the total attenuation factors for the narrow and wide 
traces are curve fitted into the three terms individually. 
 
     
21 2 3
21 2 1 2 1 2     
N N N NT
N N N N N N
K K K
a a b b d d
   
  
  
                                (8)                                                                                                                 
     
21 2 3
21 2 1 2 1 2     
W W W WT
W W W W W W
K K K
a a b b d d
   
  
  
                                 (9) 
 
where 1 1 2K a a  , 2 1 2K b b   and 3 1 2K d d  . K1, K2 and K3 are the coefficients of the 
three terms in the total attenuation factor. The superscript ‘N’ means the narrow trace and 










WN W N N
bK K b b
dK K d d
                
.     (10) 
 
When the cross-sectional geometries and the conductor roughness information are 
known (which can be obtained from an Scanning Electron Microscope, SEM, 
measurement if needed by cutting the board and treating the cross section), the coefficient 
ratios can be estimated based on the physical understanding of the loss mechanisms as 
[38][39].     
1 1 2 22
2 1 1 2 2
1 1 2 22
2 1 1 2 2
W W W WW NrN N N N N Nr
W W W WW NrN N N N N Nr
A Ab P
b P A A
A Ad P
d P A A
                




where, as illustrated in Figure 1.1, P is the perimeter of the trace cross-section; A is the 
peak to valley amplitude of the roughness; Ʌ is the peak-to-peak roughness period; t is 
the trace thickness; and, w is the trace width. The subscript ‘1’ is for the oxide side and ‘2’ 
is for the foil side of the trace. 
After removing the surface roughness effect, the dielectric attenuation factor αD is 
obtained by (12) through (14). βD is similarly obtained. When αD and βD are obtained, Dk 
and Df can be calculated by (2). 
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1.1.2. Limitations. The Root-Omega method has certain limitations when 
extraction Dk and Df. 
1.1.2.1 Dielectric property extraction for smooth conductor. Models of two  
stripline traces with smooth conductor different trace widths, but the same dielectric 
substrate were built in the HFSS as shown in Figure 1.3 and Figure 1.4. To make sure the 
full-wave simulations were conducted properly, the simulated results were checked in a 
few ways. For example, as shown in Figure 1.5, the S-parameters of two 1 inch traces 
were cascaded and compared with the S-parameters of 2 inch traces with the same cross 
section geometry.  The corresponding ABCD parameters were also checked.  For 
example, the A and D terms in the ABCD parameters are compared. They shall be the 












Figure 1.3. Cross section of the narrow trace  
 
 
Figure 1.4. Cross section of the wide trace  
 
  
                                       (a)                                                                 (b) 
Figure 1.5. Validation of S-parameters. a) compare cascaded S-parameters with the one-piece S-parameters. b) compare cascaded A and D terms with the one-piece A and D terms, respectively   
The Dk and Df values were calculated from the simulated S-parameters. Two 
different dielectric materials with different Df values were studied. For each material, 
traces with different trace widths and different trace lengths were simulated. The 
extracted values are shown and compared in Figure 1.6 and Figure 1.7. Since the 
conductor surface was assumed to be smooth, the trace width and trace length shouldn’t 
affect the extracted Dk and Df values. In other words, different trace length doesn’t affect 












 narrow 2000mil cascadednarrow 2000mil simulation













γ values for the transmission line. Different trace width only changes conductor loss and 





                                   (a)                                                                      (b) 
 
  
                                   (c)                                                                      (d) 
Figure 1.6. Dk and Df extraction for a large Df material  
 
It can be seen from the figures that in general the Dk extraction works pretty well 
with a relative error less than 2.5% in the entire frequency band up to 50 GHz for both 
dielectric materials. In addition, different trace widths and lengths have little impact on 
the final results.  The Df extraction is a different story. The extraction is better for the 
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large loss tangent material, although the relative error at the low frequencies is as high as 
15%. For the low loss tangent material, the Df extraction is much worst with larger 
relative error in general. Further, different trace widths and lengths result in large 
differences.  The simulations have demonstrated that the current Df extraction procedure 




                                        (a)                                                                  (b) 
 
  
                                         (c)                                                                 (d) 
Figure 1.7. Dk and Df extraction for a small Df material  
 
In general αC is larger than αD for low loss materials. When applying the curve-
fitting function to extract αD, any small error in the curve fitting procedure can result in 
larger error in the extracted Df value.  In the Dk extraction, D is the dominating term in 
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T. Hence, the Dk extraction is not significantly affected by the small error in the curve 
fitting procedure. 
Another issue for the “Root-Omega” method can be demonstrated in Figure 1.8, 
where the extracted Df values are compared for the same trace but different stop 
frequencies were used in the extraction.  It can be clearly seen that the extracted Df 




Figure 1.8. Different extracted DF values at different frequencies   
1.1.2.2 Dielectric property extraction for rough conductor. Cross sectional  
dimensions of two rough traces are shown in Figure 1.9 and Figure 1.10. Based on the 
ratios calculated from (11), Dk and Df values were extracted and are shown in Figure 
1.11 and Figure 1.12 for two dielectric materials with a large and small loss tangent, 
respectively. Similar conclusions can be drawn from the simulations.  The Dk extraction 
can work well for both cases with a relative error less than 2% in the entire frequency 
range, while the Df extraction needs further improvement especially for the dielectric 
material with a smaller loss tangent. 
1.1.3.  Error Sensitivity Analysis of the Root-Omega Method. It is shown that 
the Dk extraction has a relatively high accuracy. However, the Df extraction has large 
errors, and the accuracy becomes worse for a low loss material. In this section, this 
13 
 





Figure 1.9. Cross section of the rough narrow trace  
 
 
Figure 1.10. Cross section of the rough wide trace  
 
  
(a) (b) Figure 1.11. Dk and Df extraction for a large Df material from two rough traces 
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                                    (c)                                                                       (d) 
Figure 1.11. Dk and Df extraction for a large Df material from two rough traces (cont.)  
 
  
 (a)                                                                    (b)      
  
                                    (c)                                                                 (d)  
Figure 1.12. Dk and Df extraction for a small Df material from two rough traces 
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The Dk and Df expressions are listed here again as (15) and (16) for convenience. 
Then the sensitivities of Dk and Df are derived as in (17) and (18). As discussed earlier, 
D is the dominating term in T while D is not in T. Then, the errors generated in the 
curve fitting result in a large ΔD and a small ΔD. However, in (17), the coefficient of 
ΔD is almost zero. Therefore, the extracted Dk is not sensitive to the curve fitting errors. 
In (18), however, the curve fitting errors are directly transferred to the extracted Df value. 
Therefore, as seen in the simulation results, the extracted Df values is very sensitive to 
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1.2. THE IMPROVED METHOD AND ERROR ANALYSIS 
Improvements are proposed to address the issues discussed earlier in the original 
“Root-Omega” method.  Again, accurate S-parameters for the transmission-line portion 
only of the trace(s) are required for the Dk and Df extraction. A more accurate 
mathematical model for αT and βT is developed based on the transmission-line theory for 
better extraction of the dielectric contributions. The equivalent Dk is then calculated first 
based on βD using a new iterative procedure to achieve a higher accuracy. The equivalent 






1.2.1. The Improved Root-Omega Method. The improved Root-Omega method 
is proposed to extract Dk and Df.  
1.2.1.1 The improved root-omega method for smooth conductor. The total  
attenuation factor αT and the total propagation constant βT can be obtained from the real 










R j L G j C























              (19) 
 
where RLGC are the per-unit-length (pul) parameters of the transmission line. Since RG 
is far smaller than ω2LC and the term ோீఠమ௅஼ can be ignored. Inside the square root, 
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The conductor loss αC and the dielectric loss αD are approximated in (22) and (23) 
for low loss cases, as the conductor loss αC due to the skin effect is related to R and the 




CR L                                                            (22) 
1
2D
LG C                                                            (23) 
 
The conductor propagation constant βC and dielectric propagation constant βD are 
expressed in (24) and (25). It is known that the pul inductance is the summation of 
internal and external inductances. And the internal inductance is small compared with the 
external inductance. Taylor expansion is used to separate βC which is due to the skin 













                                                    (24) 
D eL C                                                       (25) 
 
where Li and Le are the pul internal and external inductances, respectively. 
Also R due to skin effect is proportional to the √߱ and C is proportional to the 
dielectric constant (Dk); therefore, the conductor loss αC in (22) can be represented in 
terms of ω and Dk as in (26). It is proportional to √ω  and √Dk . For dielectric loss αD, G 
is proportional to frequency and loss tangent (Df) when an equivalent homogeneous 
medium is assumed. So the dielectric loss αD in (23) can be represented as in (27). Since 
the dielectric constant and loss tangent can be reasonably assumed to be a frequency-
dependent linear line due to the nature of materials. Therefore, the dielectric attenuation 
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factor αD in (27) can be represented as (28). In other words, αD is proportional to ω, 
ωଶand √Dk. 
 
C a DK                 (26) 
1
2D free
DK DFv                      (27) 
 2D b d DK                                                     (28) 
 
where a, b, d are the unknown coefficients. 
Similarly, βC and βD can be rewritten as in (29) and (30), respectively. βC is 
proportional to √ω  and √Dk. βD is proportional to ω and √Dk. Compared with the 
original “Root-Omega” method, βD doesn’t have ωଶ terms. 
 
C k DK       (29) 
D free
DKv
       (30) 
 
where k is the unknown coefficient. 
From the theoretical derivations, the √ܦ݇ term should be considered in both αT 
and βT, which were not included in the original “Root-Omega” method.  This is found to 
be one of the main reasons for the accuracy and consistency issues demonstrated earlier.  
And the ωଶ term is incorrectly considered in the original “Root-Omega” method for βD. 
The mathematical models for αT and βT in the improved “Root-Omega” method are 
proposed as (31) and (32). The equivalent Dk can be calculated first based on βD in (30) 






2( )T a b d DK                     (31) 
T free
k DKv
           (32) 
2
D freevDK       ,                (33) 
2 free DvDF DK
 ,                    (34) 
 
where a, b, d and k are the unknown coefficients, which will be obtained through curve-
fitting. 
In the mathematical model, there is only one unknown coefficient k in βT so it 
would be more accurate to fit for Dk values from βT instead of αT because the less the 
number of unknowns in the fitting the more accurate the fitted values are. Since the Dk is 
in the square root format in the βT and cannot be fitted by the least square method directly, 
an iterative procedure is developed, which actually further improves the accuracy of the 
Dk extraction.  A rough initial value for Dk is needed to start the iteration process. 
The flowchart of the detailed procedures in the improved “Root-Omega” method for 
smooth conductor is shown in Figure 1.13. In Step 1, βT is divided by ω in order to 
increase the weight for the low frequency band in the curve fitting and improve accuracy. 
After that, it is fitted with terms of one over √ω, a constant unknown and ω for 
coefficients k1, k2, and k3 so the initial βD is obtained. In Step 2, the initial rough Dk is 
calculated from the mathematical model of βD. The Dk values need to be corrected from 
the initial rough values. In Step 3, an iteration calculation procedure is used to correct the 
Dk values and a correction term ΔDk is obtained. If ΔDk is smaller than a defined 
tolerance, the Dk values are deemed converged, otherwise another iteration is conducted 
until the Dk values converge. In Step 4, αD is fitted with the √ܦ݇ considered. In step 5, 
the Df values are obtained by (34). 
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            Error correction term DK  was check with the criteria value:
if DK 0.01
YES NO Step 3
            (DK converged)
Step 4 Substitute DK into Eqn. (31): a b dDKFit for the c
   










         was obtained as Eqn. (28):
b d DK








Figure 1.13. The procedure of Dk and Df extraction for smooth conductor 
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1.2.1.2 The improved root-omega method for rough conductor. When the  
conductor is rough, the total attenuation factor αT and total propagation constant βT have 
conductor contribution, dielectric contribution and roughness contribution. In the 
previous subsection, the attenuation factor and propagation constant for smooth 
conductor are obtained. The rough conductor contributions have a similar frequency 
dependency, as shown in (35) and (36). Thus, the total attenuation factor αT and total 
propagation constant βT of the rough conductor can be written as in (37) and (38). 
  2cr cr cr cra b d DK                                           (35)  2' ' 'cr cr cr cra b d DK                                           (36) 
      





T C D Cr
cs d d
cr cr cr
cs cr cr d cr d
a DK b d DK
a b d DK
a a b b d d DK







       
     (37) 
 
where csa is the coefficient of smooth conductor attenuation factor; dd is the coefficient of 
dielectric conductor attenuation factor; cra , crb and crd are coefficients of rough conductor 
attenuation factor. 
 
  21' ' ' 'T cs cr cr cr
free
a a b d DKv   
               (38)  
where 'csa is the coefficient of the smooth conductor propagation constant; 'cra , 'crb and 'drd
are coefficients of the rough conductor propagation constant. 
Similar as in the original “Root-Omerga” method, two striplines are need to 
eliminate the roughness contribution.  
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The flowchart of the improved “Root-Omega” method with an iterative procedure 
for rough conductor is shown in Figure 1.14. In Step 1, the initial rough Dk values are 
calculated from βT using the original “Root-Omega” method with known cross section 
and roughness information. The Dk values obtained at the kth step are fitted with 
frequency dependent linear lines in Step 2 [29]. In Steps 3 and 4, βT is divided by the 
square root of the fitted kth-step Dk values and fitted for βD with cross section information. 
In step 5, the (k+1)th-step Dk values are calculated by (33). In step 6, if the difference 
between the kth-step and (k+1)th-step Dk values is smaller than a defined tolerance, the 
Dk extraction is deemed converged; otherwise, Step 2 to Step 6 are performed again. In 
steps 7 and 8, when the Dk values are converged, αT divided by √Dk and ωis fitted for αD 
with cross-section information. In step 9, Df values are calculated by (34). The overall 
flowchart of the improved “Root-Omega” method is shown in Figure 1.15. 
1.2.2. Validation of the Improved Root-Omega Method. The proposed method 
is validated the relative error for Dk and Df is reduced. 
1.2.2.1 Dielectric property extraction. Two smooth stripline traces with 
different widths, but the same low loss dielectric medium were built in the 2D simulation 
as shown in Figure 1.16. The Dk and Df values were calculated from the simulated S-
parameters. The extracted values are compared in Figure 1.17 and Figure 1.18. Since the 
conductor surface was assumed to be smooth, the trace width and length didn’t affect the 
extracted Dk and Df values. The extracted Dk and Df values were compared with the 
input values and the relative errors between extracted values and the input values were 
shown in Figure 1.17 and Figure 1.18. 
From the figures, in general the Dk and Df extraction works pretty well with a 
relative error less than 0.03% and 2%, respectively, in the entire frequency band up to 50 
GHz. The simulations demonstrated that the improved “Root-Omega” method increased 
the accuracy of Dk and Df extraction for low-loss material. And also the extracted Df 
values are consistent with different stop frequencies, as shown in Figure 1.19. 
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Figure 1.15. Flowchart of the improved “Root-omega” method  
 
 (a) 




  (a)                                                            (b) 
  (b)                                                            (d)  Figure 1.17. Validation of extracted Dk and Df in wide trace. (a) Dk comparison (b) relative error of extraction Dk to standard values (c) Df comparison (d) relative error of extracted Df to standard values  
 
  (a)                                                                  (b)  Figure 1.18. Validation of extracted Dk and Df in narrow trace 
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                                    (c)                                                                      (d)  Figure 1.18. Validation of extracted Dk and Df in narrow trace (cont.)  
 
 
Figure 1.19 Extracted DF with different cut frequency  
 
1.2.2.2 Dielectric property extraction for rough conductor. Cross sectional  
dimensions of two rough traces are shown in Figure 1.20. Dk and Df values were 
extracted and are shown in Figure 1.21. Similar conclusions can be drawn from the 
simulations. The Dk and Df extraction can work well with a relative error less than 0.01% 
and 6%, respectively, in the entire frequency range. 































  (a)                                                      (b)  Figure 1.20. Illustration of the cross section of two rough stripline. (a) narrow trace stripline (b) wide trace stripline  
 
  (a)                                                                (b)  
                                        (c)                                                                (d)  Figure 1.21. Validation of extracted Dk and Df in rough trace. (a) Dk comparison (b) relative error of extraction Dk to standard values (c) Df comparison (d) relative error of extracted Df to standard values  
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Another validation case was demonstrated with a simulation model of the Huray 
roughness factor. The Huray roughness factor settings and geometry information are 
shown in Table 1.1 and Figure 1.22, respectively. The ratio of N Nr rP P is equal to the ratio 
of W NA AK K since they are due to skin effect. Because the Huray factor for narrow and wide 
traces is the same, the coefficient ratio of bW over bN and ratio of dW over dN in the 
equation (12) are equal to W NA AK K . By the improved “Root-Omega” method, Dk and Df 
values were extracted and are shown in Figure 1.23. The Dk and Df extraction can work 




Table 1.1. Huray roughness model settings  
Nodule Radius 0.5 um Hall Huray Surface Ratio 3.0159  
 
 
 (a)  




  (a)                                                                 (b)  
                                       (c)                                                                (d)  Figure 1.23. Validation of extracted Dk and Df in rough trace. (a) Dk comparison (b) relative error of extraction Dk to standard values (c) Df comparison (d) relative error of extracted Df to standard values  
 
1.2.3. Error Sensitivity Analysis of the Improved Root-Omega Method. The  
Dk and Df expressions for the improved “Root-Omega” method were listed here again as 
(39) and (40) for convenience. The error sensitivities of Dk and Df are derived as in (41) 
and (42). In addition to the previous argument that ΔD is much smaller than ΔαD, the 
additional DK term and the iterative procedures introduced in the improved extraction 
procedure further reduce both ΔαD and ΔβD. Thus, the sensitivities of Dk and Df in the 
improved “Root-Omega” method are significantly improved. 
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                       (42) 
 
The improved “Root-Omega” method for the dielectric property extraction for 
fabricated PCB materials from transmission line S-parameters was proposed in this paper 
for both cases with smooth and rough conductors. Mathematical models for αT and βT 
were developed in the improved “Root-Omega” method and iteration procedure was 
applied to improve the accuracy of Dk and Df extraction. The algorithm works for low 
loss material property extraction and accuracy of the extracted Dk and Df was good with 
a relative error no more than a few percent in the frequency band up to 50 GHz. The 
consistence of the extracted Df values was ensured at different stop frequencies. Error 
sensitivity analysis was also performed to explain the improved accuracy of Dk and Df in 
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2. MODAL BASED BGA MODELING 
Digital systems are in the direction of higher data rate, higher density of 
integrated circuit and larger number of input/output data communications [40][41]. The 
channel transmitting high speed signal requires low loss material [42]-[44] and smooth 
transition [43]-[45]. More interconnection pins for connecting from package to printed 
circuit board (PCB) are required for high performance ASIC devices. Ball grid arrays 
(BGAs) instead of lead frame are widely used in low-cost high volume package 
assemblies for the extremely high pin-out density. The BGA structure needs to be 
carefully considered since the discontinuities may distort the TEM wave from 
transmission lines and may result in signal integrity issues or EMI issue which limit the 
system performance[46]-[50].  Hence, the thorough electrical modeling of BGA structure 
is a prerequisite for effective package design at the beginning of the design cycle. 
Variant methods can be used for BGA modeling. BGA structure are treated as 
cylinders in [44][51]. Three dimensional full-wave methods are used including finite 
difference time domain (FDTD) approaches [51][52] and the partial element equivalent 
circuit (PEEC) method [53]-[55]. The modeling from numerical methods requests large 
number of mesh to achieve sufficient accuracy which takes long computational time. 
Full-wave simulation based methods are also introduced in [56]-[60]. The parasitic 
capacitance and inductance are extracted from the three-dimensional full-wave 
simulations. An equivalent circuit is built with the lumped elements. The feature selective 
validation procedure is good for validation between constructed model and full-wave 
simulations [61]-0. Based on full-wave simulations, statistical methods can be used to 
estimate crosstalk in the BGA structures [64]-[66]. Measurement are also used to extract 
lumped circuit model in [67]-[69]. S-parameters are measured from vector network 
analyzer. Parasitic capacitance and inductance are obtained on the measured S-
parameters and the lumped element circuit model is established. A combination of 
simulation and measurement is also used to model BGA structures [70][71]. These circuit 
models works only for the specific structure simulated or measured and it is time 
consuming to do the simulation or measurement. And since the BGA balls are placed 
close to each other the current density is not ever uniformly distributed. However, these 
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methodologies don’t consider the proximity effect when high density of BGA structure is 
presented.  
A fast modal-based approach is proposed to extract partial inductance for BGA 
structures. The proximity effect is considered in the proposed methodology. Also the 
image theory is applied to convert the BGA structures from 3D to a 2D problem when 
extracting the modal-based inductance. The physical loop inductance is obtained from the 
proposed matrix reduction approach. Analytical solutions are obtained so that there are 
no singularity issues. Mesh is not required in the proposed methodology and the size of 
computational matrix is reduced due to the orthogonal property of modal basis functions 
so that the computational time is greatly reduced. 
 
2.1. METHODOLOGY OF EQUIVALENT INDUCTANCE CALCULATION 
BGA balls are placed between two ground planes, one in package and the other in 
PCB, shown in Figure 2.1. The balls are approximated as cylinders instead of spheres. 
The current direction through BGA balls is perpendicular to the two parallel plates. 
Assuming the two ground planes are large enough, the structure can be treated as 
infinitely long BGA balls by image theory, as Figure 2.2. Since there is no variation 
along axial direction and the 3D problem is converted to 2D problem. 
 
 




  Figure 2.2. The BGA balls between two parallel plates    
2.1.1. Basis Functions. BGA balls in the package are designed to be of high  
density with small pitch size. Since the current flowing along BGA balls are not 
uniformly distributed, the proximity effect should be carefully taken into consideration 
when modeling BGA ball structure. Assume the BGA balls are perfect electric conductor 
so all the current flows along the edge of the BGA balls. Considering Fourier Series can 
represent for any periodic function, current density can be expanded by two orthogonal 
basis functions and is expressed as a summation of modal current densities: 
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The j, k are the index of the conductor and basis function, respectively. M is the 
total number of basis function. The angle ߠ௝  is defined in local coordinate centered at 
conductor j. 
The zero order basis function represents for the current uniformly distributed 
around the circumstance of the conductor. The higher order basis functions count for the 
proximity effect of the current distribution by sinusoidal variation along the angular 
direction. 
2.1.2. Modal Based Partial Inductance. The magnetic potential at arbitrary  
point p is contributed by all current flowing along the conductor. In the global cylindrical 
coordinate system the magnetic potential is expressed as 
 






A J G d    

                                                 (3) 
 where ߩറ and ߩറᇱ are the observation location and source location. N is the total number of 
conductors. GA is the Green’s function for magnetic potential in homogeneous medium. 
Substituting (1) into (3) results in 
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 
                               (4) 
 
Since the BGA ball structure is treated as 2D problem the Green’s function for the 
magnetic potential in (4) is: 
 
 ' 2'1, ln4AG                                              (5) 
 
Magnetic flux wrapping the ith ball is defined as: 
 
ii s A dl                                                   (6) 
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Substitute (4) into (6): 
 




N M j j Ai k kSj k
h a f G d   
 
                                 (7) 
 
where h is the length of the conductor. 
Let’s define 
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Substituting (11)(12) into (10) the global week form equation is obtained as 
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The system matrix is expressed as 
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Since the BGA balls are small it is reasonable to assume the magnetic potential 
Aሺߩറሻ to be constant on each conductor. Only zero-order mode contributes to the magnetic 
potential as 
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The modal current in system matrix (14) can be obtained as 
  1a L
B
       
       
 
 
                                                       (18) 
where  1B L           
The total current on the jth conductor surface is calculated from definition. Since 
the integral of current density of higher order mode on the conductor is zero, the total 
current is only related to its zero-order mode by 
 
 ' ' 11 2j M j j jj k k jS kI a f d r a                                        (19) 
 
where the rj is the radius of the jth conductor. 
Substituting (17)(18) into (19) results in 
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where    ' 1 1,( 1) 1ij mn i M j ML inv B             
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2.1.3. Evaluation of Partial Inductance Element and System Matrix. The 
term defined in (8) and (9) can be analytically calculated in (23). 
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  (23) 
where  1: 1, mod 1, 1nn j floor k n MM         , ρ and θ are in the local coordinate 
centered at the jth BGA.  
The modal inductance element defined in (12) is obtained from the inner product. 
When the basis function in the source and the testing basis function are in the same local 
coordinate, as shown in Figure 2.3, the inner product of different order of basis functions 
is zero due to the orthogonal of basis functions. And the analytical expressions are 
obtained as  
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Figure 2.3. Two basis functions are in the same local coordinate  
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When the testing basis function and the basis function in source are in two 
different local coordinate systems as shown in Figure 2.4, the location of basis function in 
source current density needs to be converted to local coordinate of testing basis function. 




Figure 2.4. Two basis functions are in the different local coordinate  
 
2.1.4. Equivalent Loop Inductance for Signal and Ground Balls. The partial 
inductance matrix is obtained in (20). A matrix reduction approach is proposed to extract 
the physical loop inductance. The voltage and current for BGA ball structure are 
illustrated in Figure 2.5. I1 to IM are current flowing through signal balls. IM+1 to IM+N are 
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                                        (25) 
 
where partialL   is the partial inductance matrix from (22). 
M and N are the number of signal BGA balls and ground BGA balls, respectively. 
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 
 
                               (26) 
 
where 1partial partialL        .  
In the pin map, the signal BGA balls and ground BGA balls are close to each 
other so that current flowing through signal balls returns back through ground balls as 
 
 1 1 2   M M M M NI I I I I                                          (27) 
 
Since the ground BGA balls surrounding the signal BGA balls are next to each 
other in local region, the potential of all local BGA balls are the same as 
 




By these two conditions the KVL matrix in (26) are simplified as 
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       The matrix in (28) is converted to 
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The current flowing through signal BGA ball and back from the surrounding 
ground BGA balls forms a loop. The physical loop inductance is calculated as 
 
   ' ' ' ', 1, , 1 1, 1
i Gloop ij j
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2.1.5. Equivalent Loop Inductance for Power and Ground Balls. Equivalent 
inductance is important factor in power integrity. The smaller the equivalent inductance 
seen from IC, the less voltage fluctuation in the power net. The illustration figure for 




Figure 2.6. Illustration figure for power and ground net  
 
The current flowing through power balls returns back through the ground balls as 
 
 1 1 2   M M M M NI I I I I I                                 (32) 
 
Voltage on the local power balls are the same and voltage on the local ground 
balls are the same as 
 1 2 M PV V V V      (33) 
 1 2M M M N GV V V V        (34) 
 
Similar to the expression from (25) to (31), the relationship between voltage and 
current is established as 
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 The equation (35) is converted to 
 ' '1,1 1,2' '2,1 2,2 partial partialP partial partialG
L LV Ij L LV I
                  (36) 
 
where    1'L      .  
The loop inductance is obtained as 
 
' ' ' '1,1 1,2 2,1 2,2P Gloop partial partial partial partial
V VL L L L Lj I                          (37) 
 
2.2. EQUIVALENT CAPACITANCE CALCULATION 
The cross section of BGA ball structure is separated into two portions: coaxial 
anti-pad aperture region and BGA ball-plate region as [8] in Figure 2.7. 
 
 
 Figure 2.7. Segmentation of BGA balls and a parallel plate pair   
In the anti-pad aperture the coaxial capacitance is 
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In the BGA ball-plate region, the capacitance between conductor and parallel 
plates is derived in [1] as 
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where h is the distance between two parallel plate. The auxiliary function  SnF r  is 
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   
  (40) 
 
where ( )nr  and ( )nl  are the reflection coefficients for the nth cylindrical waves from the 
BGA ball and the outer boundary. 
 
     0( ) 20 nnr nJ k rH k r     (41) 
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  (42) 
 
where  0(1) nJ k r   and     20(1) nH k r  are the zeroth (first) order Bessel and Hankel 
functions of the second kind, respectively. kn  is the wavenumber. 
 
 220n r nk k h        (43) 
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The capacitance of BGA ball to ground plane is obtained as 
 
 BGA a hC C C    (44) 
 
2.3. EQUIVALENT CIRCUIT FOR SIGNAL AND GROUND BALLS 
Since BGA balls are electrically small in the frequency range of interest, lumped 
inductance and capacitance are developed to represent for the BGA balls. The loop 
inductance and capacitance are obtained from (31)(44), respectively. An equivalent 
circuit in π topology is established with lumped L and C, as shown in Figure 2.8. L11 and 
L22 are self-inductance. L12 is the mutual inductance. CBGA is the capacitance from 
BGA ball to top or bottom plates. 
 
 
  Figure 2.8. The equivalent circuit model for BGA balls  
 
The structure with BGA balls and parallel plates is modeled in full-wave 
simulator HFSS, Ansys, as shown in Figure 2.9. BGA pitch size is 1mm. BGA diameter 
is 0.6637mm. BGA height is 0.337mm. The anti-pad diameter is 0.77mm. Two signal 
BGA balls are asymmetrically surrounded by eleven ground BGA balls. Four ports are 







Figure 2.9. BGA ball structures in full-wave simulator  
 
The capacitance of the BGA ball to ground plane pairs is obtained by (42) with 
PML boundary as 35.2 fF. 
The inductance are calculated by (29) and are compared with full-wave 
simulation in Table 2.1. They have good agreement in both self and mutual inductance. It 
takes less than 5 seconds for the calculation. 
 
 
Table 2.1. Inductance validation between analytical method and full-wave simulation  
 Self-inductance Mutual Inductance Full-wave simulation 62 pH 13.3 pH Analytical calculation (10 order modes) 
61 pH 13.6 pH 
Analytical calculation (zero order modes) 
75.1 pH 20.8 pH 
 
 
When inductance and capacitance are obtained, the equivalent circuit is built. The 
equivalent circuit is simulated from DC to 40 GHz using the Advanced Design System 
(ADS), a circuit simulator from Keysight.  The S-parameters of differential mode and 
common mode are compared between equivalent circuit and full-wave simulation in both 
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magnitude and phase as shown in Figure 2.10 and Figure 2.11. The differences in 
insertion loss and return loss from differential mode are only 0.03 dB and 0.34dB at 40 
GHz, respectively. The differences for common mode insertion loss and return loss are 
only 0.04 dB and 0.13dB at 40 GHz, respectively. 
 
 
  (a)                                                                   (b)  
        (c)                                                                   (d)  
Figure 2.10. Comparison of differential mode S-parameters. (a) insertion loss comparison in magnitude (b) insertion loss comparison in phase (c) return loss comparison in magnitude (d) return loss comparison in phase   
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   (a)                                                                 (b)  
     (c)                                                                 (d)  
Figure 2.11. Comparison of common mode S-parameters. (a) insertion loss comparison in magnitude (b) insertion loss comparison in phase (c) return loss comparison in magnitude (d) return loss comparison in phase  
 
2.4. GUIDELINE FOR POWER GROUND BALL PATTERN  
Since there are variant configurations for power and ground solder ball pin maps, 
it is necessary to select the pin map which has less equivalent inductance. In the proposed 
method, the equivalent inductance can be accurately and efficiently obtained and provide 
the guideline for the pin map optimization. 
There are two patterns shown as Figure 2.12. BGA pitch size is 1mm. BGA 
diameter is 0.6637mm. BGA height is 0.337mm. Comparing the equivalent inductance 
from two different patterns in Table 2.2 and Table 2.3, there is less inductance in the 




        
(a)                                         (b) 
Figure 2.12. Different power ground ball patterns. (a) column pattern (b) alternate pattern  
 
Table 2.2. Equivalent inductance from column pattern  
BGA diameter FEM Analytical Solution 20.72 mil 21.3pH 21.2pH 24 mil 17.9pH 17.8pH 26.13 mil 15.8pH 15.7pH   Table 2.3. Equivalent inductance from alternate pattern  
BGA diameter FEM Analytical Solution 20.72 mil 13.6pH 13.5pH 24 mil 11.1pH 11.0pH 26.13 mil 9.5pH 9.4pH  
 
Physical capacitance and inductance are calculated with analytical solution and 
fast modal-based method, respectively. The effect of the non-uniformly distributed 
current in BGA structures is carefully considered in the proposed approach. Image theory 
is also used to convert 3D problem to the 2D problem to reduce the computation complex 
order. A generic spice model is built and is validated with full-wave simulations. Good 
correlation between full-wave simulation and generic circuit model can be achieved up to 
40GHz in both magnitude and phase. The generic circuit model can be used for the 
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product design in pre-layout stage and it can accurately predict the channel behavior in a 
few seconds and provides a fast way to optimize the design.  The equivalent inductance 
for different power and ground pin maps can be accurately and efficiently calculated. It 
can be used to determine the power and ground ball patterns for less power noise in the 






















3. MODAL BASED INDUCTANCE EXTRACTION 
Power distributed network (PDN) is one of the foundations in the high-speed 
digital system. The power distributed network of the printed circuit board is to provide 
power supply to the functioning ICs. When the transistors turn on and off there is 
switching current draw from the power network. A large voltage fluctuation could be 
induced and the ICs may malfunction. The voltage ripple can propagate on the power 
network which couples to the transmission line or via structures and cause SI issues [73] 
or interfaces with other ICs and cause RFI issues. When the voltage ripple approaches to 
the edge of the power distributed network it will radiated out of the printed circuit board 
and cause EMI issues [48][49]. The objective of power distributed network design is to 
minimize the voltage fluctuation to be within the requirement for normal functioning [74].  
 There are several methodologies to calculate the power distributed network 
impedance (Zpp). Numerical methods including finite difference time domain method 
(FDTD) and finite element method (FEM) are introduced in [75]. Full-wave simulations 
can be used to model parallel plate with BGAs and statistical methods can be used to 
estimate crosstalk [64]. The circuit model for power distributed network can be extracted 
from transmission line method, partial element equivalent circuit method [53]. The 
resonant cavity formulation based methodologies are also introduced in [76][77]. The 
equivalent inductance seen from ICs is an important factor. The less the equivalent 
inductance the less the voltage ripple on the power distributed network will be induced. 
The inductance extraction approaches are introduced in [78]-[81]. These methodologies 
provide solutions to model power distributed network. The assumptions in these methods 
are the current is uniformly distributed around the conductor. However, structure for the 
parallel plates with BGAs in between is a different story. Since the solder balls in 
package are closely placed to each other, the current density is no longer uniformly 
distributed. Current density will be crowding and this proximity effect affects the 
efficiency and performance of the power distributed network. The lack of consideration 
of proximity effect will introduce errors in the estimation of power noise and also 
introduce errors in some physics-based via modeling which is also based on the accuracy 
of parallel plates impedance [7][82][83]. Thus, to accurately estimate the power 
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distributed network behavior and to minimize the voltage fluctuation the proximity effect 
has to be carefully considered for the package power network design.   
In this paper, the modal-based cavity methodology is proposed. Unlike the 
traditional resonance cavity method in which the port current distribution is isotropic, the 
proposed methodology introduces the modal basis functions to accommodate the 
proximity effect. Modal-based partial inductance is extracted from the modal cavity 
impedance. And the physical equivalent loop inductance is further obtained. The 
proposed physics-based equivalent inductance provides the relationship between 
geometry and the lumped element. Since the modal inductance is from analytical 
solutions, it is efficiently and accurately to estimate the performance of the target 
structure. Furthermore, the proposed physics-based methodology does not require mesh 
during the calculation. Due to the orthogonality property of the modal basis functions the 
size of the computational matrix is reduced. It reduces the computational time and 
resources compared with the full-wave methodologies. The proposed methodology 
demonstrates the effect of boundary to the equivalent inductance and provides the 
guideline for optimization of the power and ground ball patterns in the PDN design. 
 
3.1. METHODOLOGY OF EQUIVALENT INDUCTANCE CALCULATION 
The parallel plates with ball grid arrays (BGAs) placed in between is shown in 
Figure 3.1. The balls are approximated as cylinders instead of spheres. The current 
flowing through BGA balls is perpendicular to the two parallel plates. When the distance 
between two parallel plates is electrically small there is no variation along axial direction. 
The two parallel plates structure is treated as a 2D resonance cavity structure. 
 
 
  Figure 3.1. Parallel plate structure with BGA balls 
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3.1.1. Basis Functions. Since the BGAs are placed close to each other, the 
distance between adjacent BGAs is comparable to the BGA diameter. The current density 
of the BGAs are not uniformly distributed. When modeling two parallel plates with 
BGAs the proximity effect needs to be carefully considered. It is reasonable to assume 
that the BGA balls are perfect electric conductor so all the current flows along the edge of 
the BGA balls. Similar to Fourier Series, the current density is expanded by two 
orthogonal basis functions and is expressed as a summation of modal current densities as 
 
    ' '
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Mj j jk kk
J a f 

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where jka  is the unknown modal current density and  'jkf   is the basis function. 
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where j, k are the index of the conductor and basis function, respectively. M is the total 
number of basis function. The angle θj is defined in local coordinate centered at 
conductor j.  
The zero order basis function denotes as the uniformly distributed current along 
the conductor. The higher order basis functions represent for the proximity effect of the 
non-uniformly distributed current distribution along the angular direction[72]. 
3.1.2. Modal-based Partial Inductance from Cavity Method. The rectangular 
cavity with PMC boundary surrounding the four sides is introduced in [76]. The E field is 
expressed as the integral of the Green’s function with current density as 
 
      ' ' ''1 ,N jz cjE G J d           (3) 
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where G(r,r’) is the Green’s function in 2D Helmholz equation for rectangular cavity with 
four side walls to be the PMC boundary, as 
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ω is the angular frequency. μ is the permeability. d is the distance between two parallel 
plates. a and b are rectangular side wall length in x and y direction, respectively. m and n 
are the mth and nth eigenmode in the x and y direction, respectively. 
Since there is no E field variation along the z direction, the voltage between the 
two parallel plates is expressed as 
 
 zV E d    (5) 
 
Substitute (1)(3) into (5) results in the voltage between ith ball as 
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Galerkin’s method is used to test (6) by the basis functions defined in (2) as 
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The equation (9) can be explicitly expressed as 
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where (Xj,Yj) and (Xi,Yi) are the centers of the source conductor and the observation 
conductor in global coordinate, respectively. θ and θ’ are the angles in the local polar 




  Figure 3.2. Rectangular cavity structure with circular ports   
The inductance extraction approach [101] is used to obtain the modal inductance 
from the impedance in (10) as 
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, 1, 2,...,M Nm n mnnV a L m M N


        (12) 
 
where mV  is modal voltage, mnL  is modal inductance, na  is the modal current. 
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The system matrix is expressed as 
 
  V L a           (13) 
 
where V   is modal voltage vector, L   is modal inductance matrix,  a is the modal 
current vector. 
The voltage ܸሺߩറሻ is constant on each conductor. So only the zero-order mode 
contributes to the modal voltage V   as 
 
  2 , 0,              if mod      m-1,M =0   elsewherei im rVV     (14) 
 
where Vi is the voltage between the ith ball. 
The modal current vector in system matrix (13) is obtained as 
 
   1a L
B
       
       
 
 
  (15) 
where 1B L         .  
The total current along the jth conductor surface is obtained from the definition as 
 
  ' ' 11 2j M j j jj k k jS kI a f d r a        (16) 
 
where the rj is the radius of the jth conductor 
Since the integral of current density of higher order mode on the conductor is zero, 
the total current is only related to its zero-order mode. 
Substitute (14)(15) into (16) results in 
 
     2 1 1,( 1) 112 Nj i i j mn i M j MiI V r r B            (17) 
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     (18) 
 
where    1' 1 1,( 1) 1ij mn i M j ML B             
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3.1.3. System Matrix Calculation. The two integrals, Ti and Tj, in (11) are in the 
same form and can be similarly solved. The first integral in (11) Ti is decomposed as 
 
 1 2 3 4i i i i iT P P P P      (20) 
where 
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sin sin
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P k X k Y
k r k r f r d    

       
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cos sin
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The term  cos cosz  ,  cos sinz  ,  sin cosz   and  sin sinz   in Pi1~Pi4 can be 
analytically expanded by Generating function [85]. 
When the basis function fm(θ) is zero order, Pi1 in (20) is expressed as 
 
 
   
     







cos 2 cos 2
i xm i yn i
p
p xm i q yn ip q
i
P k X k Y
J k r J k r






    (21) 
 
Pi1 is non-zero only when |2pθ|=|2qθ| according to the orthogonal property of cos 
function 
 
                                       
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i i xm i yn i
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    
  (22) 
 
The addition theorem of Bessel function is introduced as 
 
                                      2 20 0 0 2 212 1 k k kkJ J J J J           (23) 
 
Applying the addition theorem Pi1 is obtained and it is the same as in [102] 
 
      2 21 0cos cos 2i xm i yn i i xm yn iP k X k Y J r k k r    (24) 
 
Similarly Pi2, Pi3, Pi4 are solved as 
 




The integral Ti for zero order basis function is obtained as 
 
 ,0 1 2 3 4 1i i i i i iT P P P P P       (26) 
 
When the even order basis function fm(θ) is involved, Pi1 in (20) is expressed as 
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The integral in (27) is 
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According to the orthogonal property, the Pi1 is only non-zero when 2k is even and
2 2 2
kq p   or 2 2 2kq p  . With the property of Bessel function      1 nn nJ x J x  
, Pi1 in (27) is obtained as  
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Pi4 with even order basis function in (20) is expressed as 
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 

  (30) 
 
According to the orthogonal property, the Pi4 is only non-zero when 2k is odd and 
2 2 1 2
kq p    or 2 2 1 2kq p    , leading to 
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  (31) 
 
The integral Ti for even order basis function is obtained as 
 
 1, 1 2 3 4
4
,  is even2
,  is odd2
i
i even i i i i
i
kPT P P P P kP
     
  (32) 
 
Similarly, Pi2 and Pi3 with even order basis functions are solved as 
 2 3 0i iP P    (33) 
 
When the even order basis function fm(θ) is involved, Pi2 in (20) is expressed as 
                      
   
       
2
2
2 1 2 1 0
sin sin
1 1 11 sin 2 1 sin 2 1 sin 2 12 2 2
i xm i yn i
p
p xm i q yn i ip q
P k X k Y
k kJ k r J k r p p q r d        





The Pi2 is only non-zero when 12k  is even and 12 1 2 1 2kq p     or 
12 1 2 1 2
kq p     , leading to 
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Pi3 with odd order basis function is expressed as 
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The Pi3 is only non-zero when 12k   is odd and 
12 1 22
kq p   or
12 1 22
kq p   , leading to 
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When the odd order basis function is involved, Pi1 and Pi4 in (20) are similarly 
solved as 
 




The integral for odd order basis function is obtained as 
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  (39) 
 
The integral for Tj can be similarly solved. The expressions for Tj are not 
duplicated here due to the page limit. For convenience the modal inductance element 
mnL  in (11) are expressed in the Table 3.1 and the partial inductance ,partial ijL  can be 
analytically obtained in(19). 
3.1.4. Physical Loop Inductance Extraction. There are a large element count in 
the partial inductance matrix. A circuit reduction approach is proposed to extract the 
physical loop inductance. The voltage and current for BGA ball structure are illustrated in 
Figure 3.3. I1 to IM are current flowing through signal balls. IM+1 to IM+N are current 








Table 3.1. Modal inductance element 
 
 0 order basis function for ith conductor 
even order basis function for ith conductor 
odd order basis function for ith conductor 
0 order basis function for jth conductor 
,0 ,00 0 i jm n
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where partialL    is the partial inductance matrix obtained from (19). M and N are the total 
number of signal BGA balls and ground BGA balls, respectively. 













                                 
 
 
  (41) 
 
where 1partial partialL          
In the local area the surrounding ground BGA balls are adjacent to the signal 
BGA balls. It is reasonable to assume that the current flowing through power balls comes 
back through the ground balls. The KCL relationship is established as 
 
  1 1 2  M M M M NI I I I I I             (42) 
 
The potential of the surrounding BGA balls are the same as 
 
 1 2M M M N GV V V V        (43) 
 1 2  M N PV V V V      (44) 
 
By these two conditions in (42)(43), the (41) is simplified as 
 
                             1 1 1 1
1 1 1 1
1
N N N M N
partial nm partial nmn m n m M P




    
  
      
                   
  




The matrix in (45) is further converted to 
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The physical loop inductance is obtained as 
                             ' ' ' '1,1 1,2 2,1 2,2P Gloop partial partial partial partialV VL L L L Lj I       (47) 
 
3.2. EQUIVALENT INDUCTANCE VALIDATION 
The two parallel plates structure with BGA balls are studied. BGA pitch size is 
40mils. BGA diameter is 24mils. BGA height is 10mils. The parallel plate with one 
power and one ground BGA balls is shown in Figure 3.4. The x size is 500 mils and y 
size is 300 mils. The power ball is located at (200mils, 100mils) and the ground ball is 
located at (200mils, 140mils). The loop inductance is calculated by the proposed 
methodology and the structure is simulated from full-wave simulation tool. The loop 
inductance converged with more modes involved, as shown in Figure 3.5. The extracted 








Figure 3.5. Equivalent loop inductance converges with number of modes increased  
 
When the power/ground pairs approach toward the edge or corner of the parallel 
plate, the equivalent inductance increases. This is because the edge or corner of the 
parallel plates changes the current distribution and contribute to the equivalent inductance. 
The correlation between the proposed method and full-wave simulation is well 
maintained, as shown in Table 3.2. It shows that 1 mode is good enough for the 
equivalent inductance extraction. 
  Table 3.2. Inductance validation between proposed method and standard 
 
Locations (mil) (200, 100) (40, 40) (20,20) 
Inductance from analytical calculation (0 mode) 
123 pH 140.5 pH 177.2 pH 
Inductance from analytical calculation (1 mode) 
112.3 pH 123.0 pH 143.2 pH 
Inductance from full-wave simulation 
112.0 pH 123.9 pH 144.0 pH 
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The inductance varies at different locations on the parallel plates. The parallel 
plate structure with size of 400mil by 400mil is studied. BGA pitch size is 40mils. BGA 
diameter is 24mils. BGA height is 10mils. When the power and ground pairs are placed 
in column or row on the parallel plates, the equivalent inductance values are shown in 
Figure 3.6 and Figure 3.7, respectively. When the power and ground pairs are placed 
approaching to the edge or corner the equivalent inductance increases. At the middle 
region, the equivalent inductance is almost the same as shown in Figure 3.6 and Figure 
3.7. It is because the boundary of the parallel plate has little effect for the inductance in 
the middle area. 
  
 Figure 3.6. Equivalent inductance (pH) for column patterns  
 
 
Figure 3.7. Equivalent inductance (pH) for row patterns  
 
 







































The proposed algorithm can be applied for selecting power and ground patterns. 
The parallel plate structure with size of 600mil by 500mil is studied. BGA pitch size is 
40mils. BGA diameter is 24mils. BGA height is 10mils. For power and ground plates the 
less equivalent inductance means the less parallel plate impedance and it will results less 
noise on the power distributed network. The proposed method is used to select the 
structure of less equivalent inductance. Two different patterns are studied, as shown in 
Figure 3.8 and Figure 3.9. The equivalent inductance is obtained by the proposed method 
and full-wave simulation, as shown in Table 3.3. It is shown that the alternate power and 
ground pattern gives less inductance and is better for the power distributed network 
design. 
  
  Figure 3.8. Column BGA ball patterns   
 
Figure 3.9. Alternate BGA ball patterns  
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Table 3.3 Equivalent inductance for different patterns 
 
Pattern type Column Alternate Inductance from analytical calculation 14.2 pF 8.4 pF Inductance from full-wave simulation 14.0 pF 8.6 pF  
 
The parallel plates with BGA balls in between is investigated. The equivalent 
inductance is obtained from the modal-based cavity methodology. The effect of the non-
uniformly distributed current is deliberately considered in the proposed approach. The 
equivalent inductance is validated by full-wave simulations.  When the power and ground 
pairs are approaching to the edge or corner of the parallel plates, the inductance will 
increase. The proposed method is also used to optimize the power and ground patterns in 
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